WO 03/088485 PCT/US03/11205

JHU/APL-1802-4547

CLAIMS:

- 1. A time-of-flight (TOF) system integrated onto a single chip for measuring
 2 precise time intervals, said system comprising:
- a first constant fraction discriminator for receiving an analog start signal input
 and providing a digital output representative of the start signal;
- a second constant fraction discriminator for receiving an analog stop signal input and providing a digital output representative of the stop signal;
- a logic circuit coupled with the first and second constant fraction discriminators for determining a Δt time interval between the start and stop signals; and
- a time-to-digital converter (TDC) receiving as input the Δt time interval between the start and stop signals, said time-to-digital converter for digitizing the Δt time interval with reference to an off-chip precise reference clock.
- The system of claim 1 further comprising valid event logic coupled with the
 time-to-digital converter, the valid event logic for rejecting invalid events.
- 1 3. The system of claim 1 further comprising a phase locked loop coupled with 2 the time-to-digital converter, the phase locked loop for providing a time reference to
- 3 the off-chip reference clock and to compensate for temperature and power supply
- 4 variations.

WO 03/088485 PCT/US03/11205

JHU/APL-1802-4547

1 4. The system of claim 1 further comprising adder logic coupled with the time-to-

- 2 digital converter, the adder logic for correcting for timing offset.
- 1 5. The system of claim 1 wherein the output of the time-of-flight chip is an 11-bit
- 2 linear word.
- 1 6. The system of claim 1 wherein the output of the time-of-flight chip is an 8-bit
- 2 compressed word.
- 1 7. The system of claim 1 wherein original digital start and stop signals can be
- 2 directly input to the time-to-digital converter bypassing the constant fraction
- 3 discriminators.
- 1 8. The system of claim 1 wherein each constant fraction discriminator
- 2 comprises:
- an arming comparator having built-in hysterisis for avoiding multi-firing around
- a threshold), said arming comparator for receiving a positive input pulse wherein the
- 5 arming comparator fires when the positive input pulse crosses a threshold;
- a zero crossing comparator for receiving a delayed version of the positive
- 7 input pulse and an attenuated version of the positive input pulse wherein the zero
- 8 crossing comparator fires at a constant fraction of the positive input pulse; and
- a logical AND gate coupled with a one-shot for receiving the output of the
- arming comparator and the zero crossing comparator, the AND gate and one-shot

WO 03/088485 PCT/US03/11205

JHU/APL-1802-4547

providing a digital output for the constant fraction discriminator.

- 1 9. The system of claim 8 wherein each constant fraction discriminator further
- 2 comprises an on-chip analog delay line.
- 1 10. The system of claim 1 wherein the time-to-digital converter comprises:
- a time difference generating logic component for determining a start-stop time
- difference defined by the rising edges of two positive going signals;
- a time reference generating logic component for applying a train of negative
- going pulses from the reference clock to a calibration delay locked loop DLL;
- a core of time-to-digital converter cells for receiving a valid negative going
- 7 pulse of duration equal to the start-stop time difference wherein each cell
- truncates the valid negative going pulse by a fixed time; and
- a position decoding component for determining the cell location where the
- valid negative going pulse disappeared.
- 1 11. The system of claim 10 wherein each time-to-digital converter cell is
- 2 comprised of:
- a current starving inverter; and
- a standard inverter coupled with the current starving inverter,
- such that a negative pulse of duration T entering a time-to-digital
- 6 converter cell yields a negative output pulse with a controllable reduced
- 7 duration.